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The predictions of Moore’s law are considered by experts to be valid until 2020 giving rise to
“post-Moore’s” technologies afterwards. Energy efficiency is one of the major challenges in high-
performance computing that should be answered. Superconductor digital technology is a promising
post-Moore’s alternative for the development of supercomputers. In this paper, we consider opera-
tion principles of an energy-efficient superconductor logic and memory circuits with a short retro-
spective review of their evolution. We analyze their shortcomings in respect to computer circuits
design. Possible ways of further research are outlined.
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Introduction
World’s largest chipmaker Intel “has signaled a slowing
of Moore’s Law”1. The company has decided to increase
the time between future generations of chips. “A technol-
ogy roadmap for Moore’s Law maintained by an industry
group, including the world’s largest chip makers, is being
scrapped”2.
Three years ago Bob Colwell (former Intel chief IA-32
architect on the Pentium Pro, Pentium II, Pentium III,
and Pentium IV) described stagnation of semiconductor
technology in the following sentences3:
– Officially Moore’s Law ends in 2020 at 7 nm, but
nobody cares, because 11 nm isn’t any better than 14 nm,
which was only marginally better than 22 nm.
– With Dennard scaling already dead since 2004, and
thermal dissipation issues thoroughly constrain the in-
tegration density – effectively ending the multicore era:
“Dark Silicon” problem (only part of available cores can
be run simultaneously).
The mentioned fundamental changes are most clearly
manifested in supercomputer industry. Energy efficiency
becomes a crucial parameter constraining its headway4–6.
Power consumption level of the most powerful modern su-
percomputer Sunway TaihuLight7 is as high as 15.4 MW.
It corresponds to peak performance of 93 petaflops (1
petaflops is 1015 floating point operations per second).
Power consumption level of the next generation – ex-
aflops (1018 flops) supercomputers is predicted8 to be in
the sub-GW level. It is comparable to power generated
by a small powerplant and results in an unreasonable bill
of hundreds of million dollars per year.
Following roadmap9, goal power consumption level
of exaflops supercomputer should be of the order of ∼
20 MW. It corresponds to energy efficiency of 20 pJ/flop
or 50 Gflops/W. Unfortunately, energy efficiency of mod-
ern supercomputers is an order less than required. For
example, the energy efficiency7 of the Sunway TaihuLight
is 6 Gflops/W. It is understood that besides other issues
of exaflops computer like large space and complex cool-
ing infrastructure, the energy efficiency makes the next
step in high performance computing to be extraordinarily
difficult, even with planned advances in complementary
metal-oxide-semiconductor (CMOS) technology10.
It is worth to mention that low energy efficiency leads
to high power consumption and also limits clock fre-
quency at the level of 4 – 5 GHz. This frequency limit
occurs due to “temperature” limitations posed to inte-
gration level and switching rate of transistors. Note that
cryogenic cooling of semiconductor chips will not solve
the problem11,12.
Future of high performance computing is most likely
associated with one of alternative “Post-Moore’s” tech-
nologies where energy dissipation is drastically lower. It
is expected that leader will be determined by 2030, while
2020 – 2030 will be the “decade of diversity”. In this
paper, we consider one of the most promising candidates
for leadership – the superconductor digital technology.
Basic element switching energy here is of the order of
10−19 J, with no penalty for signal transfer. For a cer-
tain algorithm superconducting circuits were shown to
be up to seven orders of magnitude more energy effi-
cient than their semiconductor counterparts, including
power required for cryogenic cooling13. Maturity level of
superconductor technology can be illustrated by the no-
tional prototype of the superconducting computer being
developed under IARPA programm “Cryogenic comput-
ing complexity”14. This is a 64 bit computing machine
operating at 10 GHz clock frequency with throughput of
1013 bit-op/s and energy efficiency of 1015 bit-op/J at
4 K temperature. Prospective study shows that super-
conductor computer could outperform its semiconductor
counterparts by two orders of magnitude in energy effi-
ciency, showing 250 Gflops/W15.
Purpose of this paper is a review of superconducting
logic and memory circuits principles of operation and
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analysis of their issues in respect to computer circuits
design. We certainly do not claim to be comprehensive
while considering only the most common solutions. Our
review contains two main parts describing logic and mem-
ory, correspondingly.
In the first part we start with examination of physical
basis underlying logic circuits operation. Superconductor
logics are presented by two main branches: digital single
flux quantum (SFQ) logics and adiabatic superconductor
logic (ASL). Basic principles of SFQ circuits operation
are shown on example of the most popular rapid single
flux quantum (RSFQ) logic. It’s energy efficient succes-
sors and competitor, LV-RSFQ, ERSFQ, eSFQ and recip-
rocal quantum logic (RQL), are considered subsequently.
ASL is described in the historical context of its devel-
opment for ultra energy efficient reversible computation.
The modern status is presented by two implementations
of this logic. It can be noted that superconducting adi-
abatic cells are used also in quantum computer circuits
like the ones fabricated by D-Wave Systems.
The second part of the review is devoted to cryogenic
memory. Four approaches are described: SQUID-based
memory, hybrid Josephson-CMOS memory, Josephson
magnetic random access memory (JMRAM), and or-
thogonal spin transfer magnetic random access memory
(OST-MRAM). They are presented in historical order of
their development. In the end of each part of our re-
view we briefly discuss major challenges and directions
of possible further research in the studied area.
Review
I. LOGIC
A. Physical basis underlying logic circuits
The fundamental physical phenomena underlying su-
perconducting logic circuits operation is the supercon-
ductivity effect, the quantization of magnetic flux and
the Josephson effects. The first one enables ballistic sig-
nal transfer not limited by power necessary to charge
capacitance of interconnect lines. It provides the biggest
advantage in energy efficiency in comparison to conven-
tional CMOS technology. Indeed, superconducting mi-
crostrip lines are able to transfer picosecond waveforms
without distortions with speed approaching the speed of
light, for distances well exceeding typical chip size, and
with low crosstalk16. This is the basis for fast long-range
interactions in superconducting circuits.
Note that absence of resistance (R = 0) leads to ab-
sence of voltage (V = 0) in a superconducting circuit
in stationary state. Superconducting current flow cor-
responds not to electrical potentials difference (the volt-
age V = δφ) but to difference of superconducting order
parameter phases δθ, accordingly. Superconducting or-
der parameter corresponds to superconducting electrons
wave function |ψ|eiθ in Ginzburg – Landau theory18.
Magnetic flux Φ in a superconducting loop of inductance
L provides an increase of superconducting phase along
the loop and results in permanent circulating current
I = Φ/L. This ratio is analogous to Ohm’s law I = V/R.
It allows to write linear Kirchoff equations for supercon-
ducting circuits.
The quantization of magnetic flux introduces funda-
mental difference between CMOS and superconducting
circuits operation. It follows from uniqueness of super-
conducting electrons wave function. Indeed, increase of
superconducting phase along a loop corresponds to mag-
netic flux as Φ = (Φ0/2pi)
∮ ∇θdl (where Φ0 = h/2e ≈
2 × 10−15 Wb is the magnetic flux quantum, h is the
Planck constant, and e is the electron charge). Fulfill-
ment of this relation is possible if
∮ ∇θdl = 2pin (where
n is integer) and therefore Φ = nΦ0. Magnetic flux in
a superconducting loop can take only values multiple to
the flux quantum, accordingly.
Physical representation of information is typically
based on the quantization of magnetic flux. For exam-
ple, presence or absence of SFQ in a superconducting loop
can be considered as a logical unity “1” or zero “0”. Note
that information is physically localized due to such rep-
resentation. This is a fundamental difference compared
to information representation in semiconductor circuits.
The localization leads to deep analogy between supercon-
ducting logic cells and von Neuman cellular automata16
where short-range interactions are predominant.
The nonlinear element in superconducting circuits is
the Josephson junction. It is a weak link between two
superconductors, e.g., the most used superconductor-
isolator-superconductor (SIS) sandwich. One of the most
important Josephson junction parameters is its critical
current, Ic. This is the maximum superconducting cur-
rent capable of flowing through the junction. Josephson
junction can be switched from superconducting to resis-
tive state by increasing the current above Ic. Transition
to resistive state allows to change magnetic flux in a su-
perconducting loop, and hence to perform a digital logic
operation.
Dynamics of SIS junction is commonly described in
the frame of the resistively shunted junction model with
capacitance (RSJC)19. This model presents Josephson
junction as a parallel connection of the junction itself
transmitting superconducting current, Is, only, a resistor
and a capacitor with corresponding currents, Ir = V/R
and Icap = C(∂V/∂t), where t is time. The total current
through the junction is the sum, I = Is + Ir + Icap. This
model is based on DC and AC Josephson effects which
determine the superconducting current Is and voltage V .
The DC Josephson effect describes the superconduct-
ing current-phase relation (CPR). For SIS junction it is
Is = Ic sinϕ, where ϕ = ∇θ is the superconducting order
parameter phase difference across the Josephson junc-
tion. It is called the Josephson phase. By presenting
the relation between superconducting order parameter
phase and magnetic flux as ϕ = 2piΦ/Φ0, we note that
CPR couples current with the magnetic flux in a super-
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conducting loop. Josephson junction acts as a nonlinear
inductance in the circuits, accordingly.
The AC Josephson effect binds the voltage on Joseph-
son junction in resistive state with the superconduct-
ing phase evolution as V = (Φ0/2pi)[∂ϕ/∂t]. Accord-
ing to this relation, increase of the Josephson phase in
2pi is accompanied by appearance of the voltage pulse
across the junction such that
∫
V dt = Φ0. Therefore,
a single switching of the Josephson junction into re-
sistive state corresponds to transmission of SFQ pulse
through the junction. The energy dissipated in the
switching process is EJ ≈ IcΦ0 ≈ 2 × 10−19 J, taking
typical Ic ≈ 0.1 mA. The typical critical current value
is conditioned by working (liquid helium) temperature,
T = 4.2 K. For proper circuits operation it should be
about three orders higher than the effective noise cur-
rent value, IT = (2pi/Φ0)kBT ≈ 0.18 µA, where kB is
the Boltzmann constant.
Characteristic frequency of the Josephson junction
switching process is determined by Josephson junction
parameters, ωc = (2pi/Φ0)IcRn, where IcRn product is
the Josephson junction characteristic voltage, and Rn
is the junction resistance in the normal state. Since
SIS junctions possess large capacitance, they are usu-
ally shunted by external resistors to avoid LC-resonances.
The resistance Rn is approximately equal to resistance
of the shunt Rn ≈ Rs because Rs is much smaller than
own tunnel junction resistance. For Nb-based junctions
the characteristic frequency is of the order of ωc/2pi ∼
100− 350 GHz (the characteristic voltage is at the level
of ∼ 0.2− 0.7 mV). Superconducting digital circuits are
predominantly based on tunnel junctions because of high
accuracy of their fabrication process and high character-
istic frequencies.
By expressing the currents Is, Ir and Icap of RSJC
model through the Josephson phase ϕ, we can present the
total current flowing through the junction in the following
form:
I/Ic = sinϕ+ ω
−1
c ϕ˙+ βcω
−2
c ϕ¨, (1)
where βc = ωcRnC is the Stewart-McCumber parameter
reflecting capacitance impact, and dot denotes time dif-
ferentiation. This Equation 1 is quite analogous to the
one for mechanical pendulum with the moment of inertia
βc/ω
2
c (capacitance here is analogous to mass), the vis-
cosity factor 1/ωc (resistance determines damping), and
the applied torque I/Ic. This simple analogy allows to
consider superconducting digital circuit as a net of cou-
pled pendulums.
Pendulum 2pi rotation is accompanied by subsequent
oscillations around stable equilibrium point (Figure 1).
In Josephson junction dynamics they are called “plasma
oscillations”. Plasma oscillations frequency is ωp =
ωc/
√
βc =
√
2piIc/Φ0C. For proper logic cell opera-
tion these oscillations should vanish before subsequent
Josephson junction switching. Compliance with this re-
quirement can be achieved with βc ≈ 1, ωp ≈ ωc.
FIG. 1: Voltage pulse on Josephson junction corresponding
to SFQ transition and its mechanical analogy with pendulum
rotation.
Clock frequency is accordingly less than ωc, and is under
100 GHz in practical circuits.
Complexity of a superconducting circuit realizable on
a chip is determined by Josephson junction dimensions.
Area of Josephson junction is closely related to its crit-
ical current density, jc. This parameter is one of the
most important in the standard Nb-based tunnel junc-
tion fabrication process. It is fixed by material prop-
erties of insulating interlayer Al2O3 between supercon-
ducting Nb electrodes, and its thickness d ≈ 1 nm. The
critical current density value lies typically in the range
jc = 10 − 100 µA/µm2. The corresponding Josephson
junction specific capacitance is c ≈ 40−60 fF/µm2. Vari-
ation in Josephson junction critical current, Ic = ajc, is
obtained by variation of its area, a. It is accompanied
by variation of Josephson junction capacitance, C = ac.
The shunt resistance is adjusted in accordance with the
mentioned condition, βc = 1, as Rn =
√
Φ0/2pijcc/a. Its
area is defined by Josephson junction area a, minimum
wiring feature size20,21 (∼ 0.5 − 1 µm), and sheet resis-
tance of used material (2 − 6 Ω per square for Mo or
MoNx)
20,21.
While own Josephson junction weak link area is typi-
cally a ∼ 1 µm2 for jc = 100 µA/µm2, its total area with
the shunt is by an order lager. Corresponding Joseph-
son junctions available density on a chip is 107/cm2.
Superconducting circuit complexity becomes limited to
2.5 million junctions per 1 cm2 nowadays under assump-
tion that only a quarter of chip area can be occupied
by Josephson junctions (with taking interconnects into
account)20. The circuit can be further expanded using
multi-chip module (MCM) technology22,23.
B. Digital SFQ logics
1. SFQ circuit basic principles of operation
Data processing in SFQ circuits can be discussed on
an example of RSFQ cells operation. RSFQ data bus
is shown in Figure 2. It is a parallel array of supercon-
ducting loops composed of Josephson junctions (shown
by crosses) and superconducting inductances. This struc-
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FIG. 2: Josephson transmission line. Josephson junctions
are shown by crosses. Ib is applied bias current. Blue arrow
presents SFQ circulating current. Orange arrow highlights
Josephson junction switched in resistive state.
ture is called the Josephson transmission line (JTL). SFQ
can be transferred along this JTL by successive switch-
ings of Josephson junctions. The switching is obtained
by summing the SFQ circulating current and the applied
bias current Ib. Josephson junction transition into re-
sistive state leads to SFQ circulating current redistribu-
tion toward the next junction. The redistribution process
ends by the next junction switching and successive re-
turning of the current junction into the superconducting
state.
This example shows the basic principle of SFQ logic
cells operation. It reduces to summation of currents,
which are SFQs currents and bias currents. This summa-
tion leads (or not leads) to successive Josephson junction
switching resulting in reproduction (or not reproduction)
of SFQ. In RSFQ convention16,17 arrival of an SFQ pulse
during clock period to a logic cell has a meaning of binary
“1”, while absence of the one means “0”.
Figure 3 illustrates an example of clocked readout of
information from a RSFQ logic cell. Clocking is per-
formed by means of SFQs application to the cell. Up-
per JTL in Figure 3 serves for SFQ clock distribution.
SFQs are allotted to the cell through extra branch cou-
pled to the JTL as shown. Note that Josephson junction
clones SFQ at the branch point. Readout operation is
performed by a couple of junctions marked by dotted
rectangle. This couple is commonly called the decision
making pair. Existence (or absence) of an SFQ circulat-
ing current in the logic cell loop makes the lower junction
to be closer (or father) to its critical current compared
to the upper junction. Clocking SFQ switches the lower
(or upper) junction, correspondingly. SFQ reproduction
by the lower junction means logical “1” to the output,
while SFQ absence from the ones means logical “0”.
One can note a couple of typical SFQ circuits features
from the presented example. Considered logic cell acts as
a finite state machine. Its output depends on a history of
its input. This particular cell operates as a widely used
D flip-flop (“D” means “data” or “delay”) – the basis of
shift registers. Note that its realization is much simpler
than the one of semiconductor counterparts. RSFQ basic
cells are such flip-flops, and therefore RSFQ is sequential
logic. This is in contrast with semiconductor logic which
is combinational one (where logic cell output is a function
of its present input only).
FIG. 3: RSFQ logic cell coupled to clocking JTL. Ib is ap-
plied bias current. Blue arrows present circulating currents of
SFQs. Orange arrows highlight Josephson junctions switched
in resistive state. Dotted rectangle marks decision making
pair.
Since only one clocked operation is performed during
a clock period (some operations can be performed asyn-
chronously), a processing stage in RSFQ circuits is re-
duced to a few logic cells. This is also completely oppo-
site to conventional semiconductor circuits.
2. RSFQ logic
RSFQ logic dominates in superconductor digital tech-
nology since 1990-s years24. Many digital and mixed sig-
nal devices like analog-to-digital converters25,26, digital
signal and data processors27 were realized on its basis.
Unfortunately, energy efficiency did not matter in the
days of RSFQ development. High clock frequency was
thought to be the major RSFQ advantage in the be-
ginning. Extremely fast RSFQ-based digital frequency
divider28 (T flip-flop) was presented just about a decade
later RSFQ invention. Its clock frequency was as high as
770 GHz. It is still among fastest ever digital circuits.
The first RSFQ basic cells were the superconducting
loops with two Josephson junctions (commonly known
as the superconducting quantum interference devices -
SQUIDs). These cells were connected by resistors17,29
(so “R” was for “resistive” in the abbreviation). Power
supply bus coupling was also resistive. While resistors
connecting the cells were rather quickly substituted for
superconducting inductances and Josephson junctions30,
the ones in feed lines remained until recent years, see
Figure 4. They determined stationary energy dissipa-
tion, PS = IbVb, where Ib and Vb are the DC bias cur-
rent and according voltage. The bias current is typi-
cally Ib ≈ 0.75Ic. The bias voltage had to be an order
higher than the Josephson junction characteristic volt-
age, Vb ∼ 10× IcRn, to prevent the bias current redistri-
bution. This requirement determined the bias resistors
values. Typical RSFQ cell stationary power dissipation11
is PS ∼ 800 nW.
Another mechanism providing power dissipation cor-
responds to Josephson junction switching. This dynamic
4
FIG. 4: RSFQ power supply scheme.
power dissipation is defined as PD = IbΦ0f , where f is
the clock frequency. For a typical clock frequency of 20
GHz PD is at the level
11 of ∼ 13 nW. It is seen that the
dynamic power dissipation is about 60 times less than
the stationary one. Main efforts to increase RSFQ cir-
cuits energy efficiency were aimed at stationary energy
dissipation decrease, accordingly. RSFQ energy efficient
successors, LV-RSFQ, ERSFQ and eSFQ, are presented
below.
3. LV-RSFQ
The first step toward PS reduction was the bias voltage
decrease. Bias current redistribution between neighbor-
ing cells in low-voltage RSFQ (LV-RSFQ) is damped by
introduction of inductances connected in series with bias
resistors in feed lines31–35.
Unfortunately, this approach limits clock frequency.
Indeed, clock frequency increase is accompanied by in-
crease of average voltage V across a cell (according to
the AC Josephson effect). This in turn leads to bias cur-
rent decrease proportional to Vb − V . The latter finally
results in the cell malfunction36. This tradeoff with re-
quirement of additional circuit area for inductances in
feed lines practically limit application of this approach.
Since static power dissipation is not eliminated, this is
somewhat half-hearted solution. It was succeeded by
another two RSFQ versions (ERSFQ and eSFQ, where
“E/e” stays for “energy efficient”) where PS is totaly
zero.
4. ERSFQ
ERSFQ37 is the next logical step after LV-RSFQ. Re-
sistors in feed lines are substituted for Josephson junc-
tions limiting bias current variation in this logic, see Fig-
ure 5. This replacement is somewhat analogous to the
one which was done for resistors connecting SQUID cells
in the very first RSFQ circuits. It provides possibility for
the circuits to be in pure superconducting state.
Main difficulty in the bias resistors elimination is for-
mation of superconducting loops between logic cells.
Generally, logic cells are switched asynchronously de-
pending on processing data. Average voltage and to-
FIG. 5: ERSFQ power supply scheme. Lb is inductance lim-
iting bias current variation.
tal Josephson phase increment are different across them.
This results in emergence of currents circulating through
neighbor cells. Being added to bias current, these cur-
rents prevent correct operation of the circuits.
Imbalance of Josephson phase increment is auto-
matically compensated by corresponding switchings of
Josephson junctions placed in ERSFQ feed lines. Since
these switchings are not synchronized with clock, some
immediate alteration of bias current is still possible. This
alteration ∆I ∼ Φ0/Lb is limited by inductance Lb con-
nected in series with Josephson junction in the feed line.
While large value of this inductance Lb minimizes the
bias current variation, its large geometric size increases
the circuit area (similar to LV-RSFQ). Possible solutions
of this problem are an increase of wiring layers number,
and utilization of superconducting materials having high
kinetic inductance. These materials can be also used for
further miniaturization of logic cells themselves20.
5. eSFQ
Another energy efficient logic of RSFQ family is
eSFQ11,38–40. The main idea here is the “synchronous
phase balancing”. Bias current is applied to decision
making pair, see Figure 6. One Josephson junction of
this pair is always switched during a clock cycle regard-
less data content. Therefore, average voltage and Joseph-
son phase increment are always equal across any such
pair. This prevents the emergence of parasitic circulat-
ing currents. Josephson junction in the feed line is re-
quired only for proper phase balance adjustment during
power-up procedure. “It is not expected to switch during
regular circuit operation”11.
Achieved phase balance allows to eliminate large in-
ductances from ERSFQ feed lines, and so eSFQ circuits
occupy nearly the same area as RSFQ ones. One should
note that despite of the “synchronous” nature of this
logic, a method for design of eSFQ-based asynchronous
circuits was proposed in39, making it suitable for wave-
pipelined architecture.
Since RSFQ library was designed regardless syn-
chronous phase balancing, transition to eSFQ requires its
5
FIG. 6: eSFQ power supply scheme. Dotted rectangle marks
decision making pair.
FIG. 7: DC bias voltage source realization in RSFQ circuitry.
correction. In some cases it leads to increase of Josephson
junctions number. For example, JTL should be replaced
by a shift register41 or by “Wave JTL”39, or by one of
its asynchronous counterparts: ballistic transmission line
based on unshunted Josephson junctions42,43 or passive
microstrip line.
Similarity of ERSFQ and eSFQ approaches allows to
make an overall assessment of total increase in Josephson
junctions number up to 33 − 40% compared to RSFQ
circuits11. Inheritance of basic cells design of RSFQ by
ERSFQ makes it easier to use.
6. RSFQ logic family common features
Clock is effectively a part of data in ERSFQ circuits.
This means that they are globally asynchronous.
Since clock frequency is determined by repetition rate
of SFQs in clocking JTL, it can be adjusted “in flight”
by logic cells according to processing data.
The bias voltage source can be implemented as a JTL
fed by a constant bias current, for which the input sig-
nal is the SFQ clock applied from an on-chip SFQ clock
generator, see Figure 7. Average voltage on this JTL is
precisely proportional to the clock frequency, V b = Φ0f ,
according to the AC Josephson effect. Clock control by
logic cells allows to adjust this voltage or even to turn
it off. The last option corresponds to circuits switching
into “sleep mode” where power dissipation is totally zero.
Realization of this power save mechanism at individual
circuits level is possible with circuits partitioning into
series connection of islands with equal bias current but
different bias voltage44.
Since logic cells are fed in parallel in RSFQ logic fam-
ily, total bias current increases proportional to Joseph-
FIG. 8: RQL AC power supply scheme. Blue arrow shows
SFQ current, violet arrows present magnetic coupling.
son junctions number. For 1 million Josephson junc-
tions the bias current value could be unreasonably high
Ib ∼ 100 A. Circuits partitioning allows to keep it at
acceptable level45 below 3 A.
7. RQL
RQL was proposed in about 2008. It was developed as
an alternative to conventional RSFQ, and presented as
“ultra-low-power superconductor logic”46. Main differ-
ence between RQL and RSFQ is in the way of power
supply47. While in RSFQ it is a DC power applied
to Josephson junctions in parallel through bias resistors
(Figure 4), in RQL it is an AC power applied in series
through bias transformers, see Figure 8.
The proposed power supply scheme possesses some
advantages. (i) No DC bias current and no bias resis-
tors means zero static power dissipation inside cryogenic
cooler. Bias current is terminated off chip at room tem-
perature. (ii) The well known RSFQ circuits design prob-
lem is the large return bias current magnetic field affect-
ing logic cells. It is recommended45 to keep maximum
bias current below 100 mA in RSFQ feed line. This re-
turn current is completely absent in RQL due to the men-
tioned off-chip bias current termination. (iii) Serial bias
supply allows to keep bias current amplitude at fairy low
level46 of the order of Ib ∼ 1.8 mA regardless number of
Josephson junctions on a chip. There is no need for the
large-scale circuit partitioning. (iv) Bias current plays a
role of clock signal. There is no need for SFQ clock dis-
tribution network. (v) Clock is not affected by thermal
noise.
Logical unity (zero) is presented by a pair of SFQs hav-
ing opposite magnetic flux directions (or lack thereof)
in RQL circuits. These SFQs can be transferred in
one direction with application of inversely directed bias
currents, see Figure 9. The SFQs are placed in posi-
tive/negative AC current wave half period, accordingly.
Unfortunately, one AC bias current is insufficient for di-
rectional propagation of the SFQs. It can provide only
periodic space oscillations of the flux quanta. RQL uses
two AC bias currents with pi/2 phase shift. RQL cells
are coupled to these two feed lines in rotation (Figure 9).
Such coupling produces space division of total bias cur-
6
FIG. 9: RQL transmission line with four-phase bias. Ib1,2 are
AC bias currents providing power supply, and playing role of
clock signal. Blue arrows show SFQ currents, violet arrows
present magnetic coupling.
rent/clock into four windows shifted by 0, pi/2, pi, and
3pi/2 wave period. By analogy with a car’s four-stroke
engine, this four-phase bias scheme provides directional-
ity of the SFQs propagation46.
Logic elements connected to a single AC bias line
within a single clock phase window form a pipeline. The
pipeline in RQL can contain an arbitrary number of cells.
One can increase a depth of the pipeline at the cost of
clock frequency decrease. Time delay of the pipeline
should be less than one-third of clock period for proper
circuit operation. Circuit speed is effectively a product
of clock frequency and pipeline depth. Maximum clock
frequency of RQL circuits can be estimated as fmax ∼
17 GHz under assumption of the standard Josephson
junction characteristic frequency ωc/2pi = 350 GHz and
N = 8 Josephson junctions in the pipeline47.
RQL biasing scheme provides self data synchroniza-
tion. Early pulses wait at the pipeline edge for bias cur-
rent rise in the next phase window. SFQ jitter is accu-
mulated only inside one pipeline, and therefore timing
errors are negligible which is in contrast to RSFQ.
RQL logic cells are state machines similar to RSFQ
ones. Internal state of logic cell can be changed by SFQ
propagating in front of the clock wave. Its paired SFQ
with opposite polarity serves for the state resetting in the
end of a clock period.
Complete set of RQL logic cells comprises just three
gates which are And-Or gate, A-not-B gate and Set-
Reset latch. These gates behave as combinational logic
cells similar to their semiconductor counterparts47. This
makes RQL circuits design to be closer to CMOS than
to RSFQ.
Particular RQL drawbacks come from power supply
scheme as well as its advantages. Proper power supply
requires high-frequency power splitters. These splitters
often occupy quite a large area. For example, in im-
plementation of 8-bit carry-look-ahead adder they cover
area ∼ 2.5 times larger than the adder itself48. One can
note that power supply through transformers also limits
the possibility for the circuits miniaturization.
Multiphase AC bias presents known difficulty for high-
frequency design (clock skew etc.). This practically limits
clock frequency to 10 GHz, while RSFQ circuits routinely
operate at frequency of 50 GHz. Moreover, implementa-
tion of MCM technology becomes complicated with RQL
due to possible asynchronization of chips or clock phase
shift. Besides inconvenience presented by high-frequency
clock supply from off-chip external source, clocking by
AC bias currents eliminates possibility of clock control by
logic cells. Corresponding power save mechanisms can-
not be realized in RQL. In addition, one should mention
RF losses in microstrip resonators which typically make
up to 50% total power budget even at relatively low fre-
quencies.
Total power dissipation of RQL and ERSFQ circuits
in active mode seems similar. Static power dissipa-
tion is absent. Dynamic power dissipation is associated
with Josephson junction switching in data propagation
process. In RQL circuits Josephson junction is doubly
switched for logical unity transfer and zero times for
transfer of logical zero. In ERSFQ both unity and zero
are transferred with switching of one of the Josephson
junctions in decision making pair. By assuming equal
number of zeros and ones in data, one comes to roughly
equal estimation for energy dissipation in both RQL and
ERSFQ logics20. More detailed analysis shows that only
adiabatic switching of logic cells improves superconduct-
ing circuits energy efficiency markedly20.
C. Adiabatic superconductor logic
Considered variants of superconductor logics have
been proposed for non-adiabatic irreversible computa-
tion. Logical states are separated here by energy barrier
Ew ∼ 103 − 104 kBT ensuring proper circuit operation.
Note that the energy barrier in semiconductor circuits is
two to three orders higher, Ew ∼ 106 kBT . Minimal en-
ergy barrier corresponds to Landauer’s “thermodynamic
limit”,49 Emin = kBT ln 2. In this limit logic states dis-
tinguishability becomes completely lost due to thermal
fluctuations12.
Energy required to perform a non-adiabatic logic op-
eration can be estimated as the energy of transition be-
tween logical states corresponding to Ew. In considered
superconductor logics it is the energy of Josephson junc-
tion switching, EJ ≈ 2 × 10−19 J. While presuming log-
ical irreversibility, this energy can be lowered down to
Emin ≈ 4 × 10−23 J (at T = 4.2 K) by using adiabatic
switching process. Note that Landauer limit Emin in
this context reflects computing system entropy change
associated with an irreversible operation49. At the same
time, there is no such limit for physically and logically
reversible process. Therefore, energy dissipated per log-
ical operation can approach zero in adiabatic reversible
circuits.
The first ever practical reversible logic gates were re-
alized recently50 on a basis of adiabatic superconduc-
tor logic. History of ASL development have begun even
before RSFQ invention with proposition of “parametric
quantron”51 in 1976. This cell itself was proposed even
earlier in 1954 as “rf parametron”52, though for different
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FIG. 10: Parametric quantron notional (left) and practical
(right) schematic. The cell state is conditioned by bias flux
Φe and current Ie controlling Josephson junction critical cur-
rent Ic. L is the loop inductance. In practice, single Joseph-
son junction is substituted by SQUID controlled by activation
current Iact. Iin/Iout are input/output currents.
operating regime.
It is interesting to note that the manner of paramet-
ric quantron cell operation was implemented later in a
single-electron device24,53 in 1996. The “single-electron
parametron” operation was in fact quite similar to the
ones of quantum-dot cellular automata (QCA) which
were proposed for computation those years54.
1. ASL circuit basic principles of operation
Parametric quantron is a superconducting loop with
single Josephson junction shown in Figure 10 leftward.
Its state is conditioned by external magnetic flux, Φe,
and current, Ie, controlling Josephson junction critical
current Ic(Ie). Potential energy of this cell is a sum of
Josephson junction energy, UJ = (EJ/2pi)[1− cosϕ] (fol-
lowed directly from the DC Josephson effect), and mag-
netic energy, UM = (EJ/2pi)[ϕ− ϕe]2/2l:
UPQ =
EJ
2pi
[
1− cosϕ+ (ϕ− ϕe)
2
2l
]
, (2)
where ϕe = 2piΦe/Φ0, l = 2piIcL/Φ0 is the normalized
loop inductance.
It is seen that external parameters Φe, Ie control ver-
tex (through ϕe[Φe]) and slope (through l[Ic(Ie)]) of the
potential energy parabolic term UM in Equation 2. Un-
der appropriate bias flux, ϕe ≈ pi, parametric quantron
potential energy UPQ(ϕ) can take single-well (at l < 1)
or double-well (at l > 1) shape depending on Ie, see
Figure 11. Logical zero and unity can be represented
by the cell states with Josephson junction phase ϕ lower
or higher than pi. For l > 1 these states correspond to
minima of potential wells. Physically they correspond to
different magnetic flux in the loop (with current circulat-
ing in the loop in opposite directions if ϕ 6= 2pin, where
n is integer).
Logical state transfer can be performed in array of
magnetically coupled parametric quantrons biased into
working point ϕe = pi. Current pulse Ie should be ap-
plied sequentially to the cells increasing their normalized
inductance one by one, see Figure 12. Logical state can
be shared by a group of cells, wherein it is most pro-
nounced in a cell with the largest l in particular moment.
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FIG. 11: Parametric quantron potential energy UPQ (2) (solid
lines) and its terms: magnetic energy UM (dashed lines), and
Josephson junction energy UJ (dotted line).
FIG. 12: Logical state transfer in array of magnetically cou-
pled parametric quantrons under driving current pulse Ie,
with corresponding change of a single cell potential profile
in time. Violet arrows present magnetic coupling.
Dynamics of this transfer process can be made adiabatic
by adjusting the shape of the driving current pulse Ie.
Cross-coupling of the cells enables adiabatic reversible
logic operations55.
Single Josephson junction of parametric quantron was
substituted by SQUID (see Figure 10 rightward) in prac-
tical implementations56. Activation current, Iact, here
plays a role similar to the ones of Ie. It induces cir-
culating current in activation SQUID, and therefore in-
creases Josephson junctions phases, according to the DC
Josephson effect. This in turn corresponds to increase
of Josephson junctions energy which can be minimized
with appearance of current circulating in the main para-
metric quantron loop (the loop containing inductance L).
However, the states with both directions of the circulat-
ing current are equally favorable due to symmetry of the
scheme. Choice of one of these states corresponds to di-
rection of input current Iin playing here the role of Φe.
Due to the fact that current-less state is unstable bal-
ance corresponding to potential energy local maximum,
the current Iin can be infinitesimally small. Parametric
quantron can provide virtually infinite amplification of
magnetic flux, accordingly. Since potential energy min-
imum is achieved with circulating currents in both: ac-
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tivation SQUID and main parametric quantron loop, it
was noted that the roles of the activation and the in-
put/output can be swapped57.
Unfortunately, already the first designs in mid 1980-s
of physically and logically reversible parametric quantron
based processor56 showed this approach to be impracti-
cal. The reason for such conclusion was as follows. Logi-
cal reversibility can be achieved by temporary storage of
all intermediate results58. Together with predominance
of short-range interactions this produces severe hardware
overhead. Indeed, realization of 8-bit 1024-points fast
convolver required almost 107 parametric quantrons56.
About 90% of them were operated just as elements of
shift registers, transferring data through the processor56.
It was noted that such circuits are also featured by low
speed (in comparison to RSFQ) and low tolerance to pa-
rameters variations24.
2. Quantum flux parametron based circuits
Few years later the works on reversible circuits, the
same principles of operation were utilized for develop-
ment of generally non-reversible Josephson supercom-
puter. In this effort parametric quantron was renamed
as “quantum flux parametron” (QFP)57. The major
problem of QFP-based circuits was high-frequency multi-
phase AC power supply (which was later borrowed by
RQL). While there were different approaches elaborated
for its solution57,59, finally multi-phase AC biasing was
recognized to be intractable obstacle for implementation
of complex high-clock-frequency practical circuits and
QFP-based approach was abandoned for some years.
Renewed interest to ASL was introduced by develop-
ment of superconductor quantum computer. QFPs are
utilized as qubits and couplers in adiabatic quantum op-
timization systems of D-Wave Systems60,61. Another rea-
son for the current rise of interest to ASL is Japan JST-
ALCA project “Superconductor electronics system com-
bined with optics and spintronics”62. The idea of the
project is the development of energy efficient supercom-
puter based on synergy of the technologies. Supercon-
ductor processor of the computing system is planned to
be based on QFPs operated in adiabatic regime. The
processor prototype has 8-bit simplified RISC architec-
ture and is featured by ∼ 25 thousand Josephson junc-
tions and ∼ 10 instructions. In this context, adiabatic
operation of QFP was investigated in order to reduce its
dynamic energy consumption down to the fundamental
limit63. Adiabatic QFP was abbreviated as AQFP in
these works50,63–68.
AQFP-based circuits were tested experimentally64 at
5 GHz clock frequency showing energy dissipation at the
level of 10−20 J. Theoretical analysis reveals that AQFP
can be operated with energy dissipation less than the
thermodynamic limit65. Product of energy dissipated
per clock cycle on a cycle time could approach the quan-
tum limit68 at 4.2 K cooling temperature, with utiliza-
tion of standard manufacturing processes69. Compari-
son of AQFP-based design with design based on CMOS
FPGA, on example of implementation of Collatz algo-
rithm, showed that the first one is about seven orders
of magnitude superior to its counterpart in energy effi-
ciency, even including the power of cryogenic cooling13.
AQFP-based logic cells can be implemented by com-
bining only four building blocks: buffer, NOT, constant,
and branch67. Together with AQFP latch66 these blocks
enable design of adiabatic circuit of arbitrary complex-
ity. Recently, 10 thousand gate-scale AQFP circuit was
reported70.
Magnetic coupling of AQFP gates is performed via
transformers. Current flowing through the transformer
wire cannot be too small because it ought to provide
appropriate bias flux to subsequent cell despite of pos-
sible technological spread of AQFP parameters. This
limits maximum wire length to about 1 mm67. This
length is further conditioned by trade-off with maximum
clock frequency, which is limited to 5 GHz in practical
circuits50,63–68. This clock frequency limitation relaxes
complexity of AC bias lines design. However, with cir-
cuit scale increase, lengthy distribution of clock lines is
nonetheless expected to generate a clock skew between
logic cells13.
While adiabatic circuits are clearly the most energy
efficient ones, their operation frequency is relatively low
and the latency is relatively large. However, recently it
was shown that due to intrinsic periodicity of AQFP po-
tential energy, the cell can be operated at double or even
quadruple activation current frequency with an increase
of the current amplitude71. This opens oportunity to
speed up AQFP circuits up to 10 GHz or even 20 GHz
clock.
3. nSQUID-based circuits
Above, we already mentioned that it is possible to swap
the roles of activation current and input/output in the
parametric quantron. In this case, information is rep-
resented in magnetic flux of the SQUID, while its bias
current flowing through the main parametric quantron
loop plays the role of excitation.
It was noted that while the SQUIDs of different such
cells may be coupled magnetically, their activation cur-
rent pulse can be provided sequentially using a common
bias bus. For better control of the SQUID state in this
scheme the value of the main parametric quantron loop
inductance should be minimized. In addition, it was pro-
posed to provide negative mutual inductance between the
two parts of the SQUID loop inductance72. SQUID with
negative mutual inductance is called “nSQUID”. Its in-
ductance is effectively decreased for the bias current but
increased for the current circulating in its loop.
Successive application of activation current pulse to
nSQUIDs from a common bias bus can be realized by
using an SFQ72–75. Note that nSQUID-based transmis-
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FIG. 13: nSQUID-based adiabatic data bus and RSFQ data
bus. Blue arrows show circulating currents, orange arrows
highlight critically biased elements, violet arrows present
magnetic coupling.
sion line is quite similar to conventional RSFQ JTL with
substitution of Josephson junctions by nSQUIDs, see Fig-
ure 13. Here data bit is spatially bound to SFQ. Such
application of activation current pulse allowed to switch
from AC to DC power supply. It was shown that it is pos-
sible to switch also from magnetic to galvanic coupling
between nSQUIDs73.
nSQUID-based circuits were successfully tested74 at
5 GHz clock frequency. At lower frequency, 50 MHz, their
energy dissipation per logic operation was estimated11 to
be close to the thermodynamic limit, ∼ 2kBT ln 2.
Since nSQUID circuits utilize SFQ clocking, the clock
rate (and hence, the power dissipation) can be adjusted
“in flight” like in RSFQ circuits. Note that the energy
associated with SFQ creation or annihilation EJ is much
greater than the thermodynamic limit at 4.2 K. SFQs
are “recycled” to avoid this energy dissipation. For this
purpose the circuits are made in closed loop manner as
“timing belts”75. Thus, total number of SFQs remains
unchanged. However, this imposes certain restriction on
the circuit design.
It is interesting to note that it was proposed to use
nSQUID circuits for implementation of “flying qubits”
transmitting quantum information73,76. Yet, this idea is
not implemented experimentally.
D. Discussion
We considered non-adiabatic and adiabatic logics
which implementations are different mainly in the type
of power supply, AC or DC. Each type has its own ad-
vantages and disadvantages.
The most attractive feature of AC versus DC bias is
that the power is supplied in series. We should note that
this feature can be utilized also for DC biased circuits
by using AC-to-DC converter77. At particular frequency
of AC power source the required bias voltage can be ob-
tained by serial connection of these converters. Power
supply of different parts of large scale DC biased circuit
by such voltage sources could eliminate the need for the
circuit partitioning.
In general, SFQ AC biased circuits are good in design
of large regular structures. The largest superconductor
digital circuit is AC biased shit register containing 809
thousand Josephson junctions78. It was used as a fab-
rication process benchmark circuit like a kind of “scan
chain”.
DC power source is most convenient in terms of pro-
viding the power into the cryogenic system. Indeed, the
bandwidth of microwave cables is often narrow to pre-
vent hit inflow. In order to overcome the limitation on
the maximum frequency of AC biased circuits it was pro-
posed to use a DC-to-AC converter as on-chip power
source79. This converter was successfully tested in ex-
periment providing oscillation frequency of 4.4 GHz. The
output AC bias current amplitude can be tuned by vary-
ing DC bias current of the convertor. Utilization of AC-
to-DC and DC-to-AC converters allows to use circuits
based on different logics on a single chip, increasing the
variability of design.
Physical localization of information corresponding to
quantization of magnetic flux leads to another issue, es-
pecially in digital SFQ circuits. Due to low gain from
Josephson junctions, the circuits are featured by low
fan-out. An SFQ has to propagate through large and
slow SFQ splitter tree to split information into multiple
branches. The same situation is with merging of multiple
outputs.
Solution of this problem can be found in utilization of
magnetic control over cells by using current control line.
This approach can be realized with SFQ-to-current loop
converter80,81. Similar technique can be used in merging
of multiple outputs82.
SFQ-to-current conversion can be realized also by
Superconducting-Ferromagnetic Transistor (SFT)83 or
by “non-Josephson” device like n-Tron84. The former
is the three (or four) terminal device comprising two
stacked Josephson junctions. One of them, “injector”,
(containing ferromagnetic layer(s)) serves for injection
of spin-polarized electrons in common superconducting
electrode of both junctions, thus suppressing its super-
conductivity. This manifests itself as redistribution of
superconducting current flowing through this electrode or
as degradation of “acceptor” (typically SIS junction) crit-
ical current depending on configuration of the device85.
While having good input/output isolation, SFT is capa-
ble of providing voltage, current, and power amplifica-
tion.
n-Tron is the three terminal device comprising super-
conducting strip with a narrow in the middle to which
the third terminal tip is connected. Current pulse from
the third terminal switch off superconductivity of the
nanowire, that is similar to SFT operation to some ex-
tent. Unlike Josephson junction, the nanowire in resistive
state possesses several kΩ resistance which provide high
output impedance and high voltage signal86,87. Both de-
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vices can be utilized as an interface85,88,89 between su-
perconductor circuit and CMOS electronics or memory
depending on requirements to output signal and energy
efficiency.
It is well known that the major computation time and
power consumption is associated with communications
between logic and memory circuits90. Logic cells possess-
ing feature of internal memory are now being considered
as possible element base for development of new, more
efficient computers91,92. Superconductor logic circuits
utilizing their internal memory were named “MAGIC”
(Memory And loGIC) circuits90,93. This concept is based
on conventional ERSFQ cells involving their renaming or
rewiring. It promises an increase in clock rate to above
100 GHz threshold, combined with up to ten-fold gain
in functional density. In general, the mentioned quan-
tum localization of information and high non-linearity of
Josephson junctions make superconductor circuits to be
ideally suit for implementation of unconventional compu-
tational paradigms like cellular automata94,95, artificial
neural networks96–98 or quantum computing99–103.
Unfortunately, the major problem of superconductor
circuits does not relate to a particular logic of compu-
tation. Low integration density in all cases limits com-
plexity, and therefore performance of modern digital su-
perconductor device. Possible solutions here are minia-
turization of existing element base and increase of its
functionality.
The first one can be performed by scaling down the
SIS Josephson junction104, or search for other high ac-
curacy technological processes providing nanosized junc-
tions with high critical current density and normal-state
resistance104–106. Another direction of the research is
substitution of conventional loop inductance for kinetic
inductance or inductance of Josephson junction20. This
also allows to make the circuits more energy efficient.
Indeed, Josephson junction critical current Ic and loop
inductance L are linked for SFQ circuits. Their product
should be IcL ≈ Φ0 for proper operation. While the crit-
ical current Ic has to be decreased in order to improve the
energy efficiency, EJ ≈ IcΦ0, this leads to increase in the
inductance making the circuit to be sparse. Miniaturiza-
tion of inductance weakens this problem. Unfortunately,
transformer remains an inherent component of the cir-
cuits which can not be miniaturized in this way.
One should note that contrary to CMOS technol-
ogy where transistor layer is implemented on a sub-
strate, Josephson junctions can be fabricated at any
layer. This provides opportunity for utilization of 3D
architecture. With planned technological advances, the
Josephson junction density up to 108/cm2 seems achiev-
able.
Finally, Josephson junctions with unconventional
current-phase relation (CPR) can be utilized in a cir-
cuit for its miniaturization. For example, the so-called
“pi”-junction (the junction with constant pi shift of its
CPR) can be used as a “phase battery” providing con-
stant phase shift107,108 instead of conventional trans-
former. Control of the junction CPR phase shift109 can
provide the change in the logic cell functioning, e.g., con-
verting AND to OR. This mechanism can be also used
for implementation of memory cell109,110.
Historically, the problem of element base miniaturiza-
tion was first recognized in development of superconduc-
tor random access memory (RAM). Since that time, the
need for dense cryogenic RAM is the major stimulus for
innovative research in this area.
II. MEMORY
Among the many attempts to create a cryogenic
memory compatible with energy-efficient superconduct-
ing electronics, we want to single out the four most pro-
ductive competing directions: (A) SQUID-based mem-
ory, (B) hybrid Josephson-CMOS memory, (C) JMRAM
and (D) OST-MRAM.
A. SQUID-based memory
The presence or absence of SFQ(s) in a superconduct-
ing loop can be the physical basis for a digital mem-
ory element. Due to high characteristic frequency of
Josephson junction, SQUID-based memory cells stand
out with fast (few picoseconds)111 write/read time fa-
vorable for RAM which is indispensable for data proces-
sor. Throughout various SQUID-based RAM realizations
memory element was provided with destructive112–114 or
non-destructive115–117 readout. Memory cell contained
accordingly from two112 to ten111 Josephson junctions.
With Josephson junction micron-scale dimensions in the
late 1990-s this resulted in memory cell area of an order of
few hundreds of microns squared. While power dissipa-
tion per write/read operations was at µW level, memory
chip capacity117 was only up to 4 kb. In the particular
4 kb RAM memory117 the memory drivers and sensing
circuits required AC power which limited its clock fre-
quency to 620 MHz. Later, all-DC-powered high-speed
SFQ RAM based on pipeline structure for memory cell
arrays was proposed118. Estimation showed that this ap-
proach allows up to 1 Mb memory on 2× 2 cm2 chip op-
erated at 10 GHz clock frequency and featuring 12 mW
power dissipation. Still, it was never realized in experi-
ment.
B. Hybrid Josephson-CMOS memory
Low integration density of SQUID-based memory cells
seemed to be significant obstacle to the development of
low-temperature RAM with reasonable capacity. This
approach was succeeded by hybrid Josephson-CMOS
RAM where Josephson interface circuits were amended
by CMOS memory chip119–123. This combination allowed
to develop 64 kb, 4 K temperature RAM with 400 ps read
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time, and 21/12 mW power dissipation for write/read op-
erations, accordingly123. CMOS memory cell was com-
posed of 8 transistors. While being fabricated in a 65 nm
CMOS process, the cell size was about three orders of
magnitude less than the one of its SQUID-based counter-
parts. Main challenge in design of this memory system
was amplification of sub-mV superconductor logic signal
up to the ∼ 1 V level required by CMOS circuits. This
task was accomplished in two stages. First, the signal
was amplified to 60 mV using a Suzuki stack, which can
be thought as a SQUID with each Josephson junction
substituted by a series array of junctions for high total
resistance124. At the second step, the reached 60 mV sig-
nal drives high sensitive CMOS comparator to produce
the volt output level.
Suzuki stack122 and CMOS comparator125 were opti-
mized for best compromise of power and time perfor-
mance. Their simulated power × delay product for read
operation were 2.3 mW × 47 ps (0.11 pJ) and 6.4 mW ×
167 ps (1.1 pJ). This made up 73% and 53% of total mem-
ory system read power and time delay, correspondingly.
These results exhibit severe restriction of overall system
performance by the interface circuits. Recently, it was
shown that the power consumption can be significantly
decreased with utilization of energy efficient ERSFQ de-
coders and n-Trons as high voltage drivers89. This could
provide the energy efficiency improvement up to 3 times
for 64 kb, and up to 12 times for 16 Mb memory. In
the latter case, the access time in a read operation is
estimated to be 0.78 ns.
While the hybrid memory approach showed better
memory capacity, its power consumption and time re-
quirements are still prohibitive. It was summarized that
for implementation of practical low-temperature RAM
one should meet the following criteria126: (i) scale: mem-
ory element dimension < 100 nm (< 200 nm pitch); (ii)
write operation: 10−18 J energy with ∼ 50− 100 ps time
delay per cell; (iii) read operation: 10−19 J energy with
∼ 5 ps time delay per cell. An idea to meet the re-
quirements nowadays is to bring spintronics (including
superconductor spintronics) in RAM design.
C. JMRAM
It is possible to reduce drastically the size of super-
conducting memory cell by using controllable Joseph-
son junction with magnetic interlayers instead of
SQUID127–132. Topology of such magnetic Josephson
junction (MJJ) is usually of two types: (i) sandwich
topology which is well suited for CMOS-compatible fabri-
cation technology, and (ii) the one with some heterogene-
ity of the junction weak-link area in-plane of the layers.
Below we present MJJ valves according to this classifica-
tion.
FIG. 14: Principal scheme of implementation of write and
read operations in MJJ valve based circuit.
1. MJJ valve of sandwich topology
Search for an optimal way of compact MJJ valve im-
plementation remains under way now. The most obvious
solution is to use two ferromagnetic layers with differ-
ent magnetic rigidity in the area of the junction weak
link133–135. Critical current of such junction is deter-
mined by effects resulting from coexistence and competi-
tion of two orderings for electron spins: “superconduct-
ing” (S) (with usually antiparallel spins of electrons in
the so-called “Cooper pairs”) and “ferromagnetic” (F)
(with parallel ordering of electron spins). Magnetization
reversal of “weak” F-layer leads to switching between
collinear and anti-collinear orientations of the F-layers
magnetic moments in the bilayer. This, in turn, pro-
vides alteration in the total effective exchange energy,
Eex, and hence, in MJJ critical current effective suppres-
sion. While magnetization reversal can be executed by
application of an external magnetic field136, the critical
current can be read-out, e.g., with MJJ inclusion into
decision making pair137, see Figure 14. It is possible
to trace some analogy between this effect and the phe-
nomenon of giant magnetoresistance138 which is actively
used in conventional magnetic memory cells.
A common drawback of most MJJs is small value of
their characteristic frequency (ωc ∼ IcRn) in compari-
son with SIS junction. Indeed, here one has to perform
the magnetization reversal of weak F-layer with relatively
small exchange energy in order to manipulate the total
critical current against the background of its considerable
suppression by the strong ferromagnet. Low ωc outflows
in slow read operation and complicates MJJ integration
in SFQ logic circuits.
There are several approaches to solve this problem.
One of them is the using of noncollinearly magnetized
ferromagnetic layers139–142. In this case, the triplet su-
perconducting correlations of electrons are formed in the
junction weak-link area. A part of them are featured by
collinear orientation of electron spins in Cooper pairs.
They are unaffected by exchange field of the ferromag-
nets, thus increasing MJJ critical current while maintain-
ing its normal state resistance. The “triplet” current can
be controlled by external magnetic field through magneti-
zation reversal143. Still, this approach implies implemen-
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tation of a number of additional layers (and interfaces)
in the structure that reduces its critical current.
One should also note that Eex alteration could result
in pi shift of MJJ CPR. In this case the valve can be uti-
lized as controllable phase battery109. Inclusion of such
MJJ into SQUID loop allows fast read-out of its state110.
However, here miniaturization reduces only to replace-
ment of the SQUID inductance by the MJJ.
Another approach is based on localization of magnetic
field source outside Josephson junction weak-link area
but in the nearest proximity144–147. For example, F-
bilayer can be placed on top of SIS junction. In this
case, stray magnetic field penetrating into the junction
area controls its critical current. If the junction S-layer
neighboring the F-bilayer is thin enough, the coupling of
the vector potential of the stray magnetic field to super-
conducting order parameter phase could also noticeably
affect Josephson phase difference across SIS junction. SIS
junction is utilized here just for read-out the ferromag-
net state, and therefore, its characteristic frequency re-
mains high. Still, since the strength of magnetic field is
proportional to the ferromagnet volume, a possibility of
miniaturization of such memory element is doubtful.
Critical current modulation can be obtained even in
the structure with a single magnetic layer by changing
the value of its residual magnetization148. It is also
possible to improve the characteristic frequency by the
inclusion of dielectric (I) and thin superconducting (s)
layers in MJJ weak-link area to increase Rn and Ic,
correspondingly149–156. Such SIsFS valves possess char-
acteristics close to SIS junction151. However, compatibil-
ity with superconductors requires utilization of ferromag-
nets with relatively low coercive field, which are typically
characterized by non-square shape of the hysteresis loop.
This in turn outflows into uncertainty of MJJ critical cur-
rent at zero applied magnetic field after multiple magne-
tization reversals. In addition, miniaturization here faces
the same difficulties as in the previous approach. For
these reasons, it seems especially fruitful to replace the
I and F layers with two magnetic insulator IF-layers to
construct a Josephson S(IF)s(IF)S valve157–159. Its oper-
ation relies on variable suppression of superconductivity
of the middle s-layer. Yet, this promising structure is
complicated for fabrication.
2. MJJ valve with in-plane heterogeneity of the weak-link
area
The second type of valves implies heterogeneity of the
weak-link region in the junction plane providing sepa-
ration of the structure into two parts. CPR of these
parts can be different, e.g., the conventional CPR and
the ones shifted in phase by pi154,160. Such MJJ may
be thought as nanoSQUID with conventional and “pi”
lumped junctions. Its implementation may comprise a
ferromagnetic interlayer and a sandwich containing the
same F-layer and a normal metal (N) layer, see Figure 15.
FIG. 15: Cross section of SF-NFS MJJ with CPRs of its parts
shifted in phase by pi. Arrows show F-layer magnetization
directions corresponding to the valve on/off states.
If F-layer magnetization is aligned perpendicular to the
nanoSQUID plane, it compensates the Josephson phase
gradient across the MJJ making its critical current to be
high. While the magnetization is being rotated at 90◦,
this effect is turned off and Ic becomes low. Here for
proper operation of this SF-NFS-based MJJ the flux of
residual magnetization must be comparable with the flux
quantum Φ0.
The second common problem of MJJ-based memory is
a long time of write operation. Bit write is commonly
performed by magnetization reversal of at least one of
F-layers. For this reason, recording time is of an order
of inverse frequency of ferromagnetic resonance. It is
usually more than two orders of magnitude larger than
the characteristic time of SIS junction switching. Thus,
elimination of magnetization reversal from the valves op-
eration is desired. It is worth noting that nano-sized trap
for single Abrikosov vortex in the vicinity of Josephson
junction161,162 allows to realize fast enough write opera-
tion. However, energy dissipation associated with anni-
hilation of such vortex (∼ 10−18 J) may contradict with
the paradigm of energy-efficiency.
This challenge can be met with MJJ having bistable
Josephson potential energy. Josephson phases of its
ground states could be equal to ±ϕ (0 < ϕ < pi). One
can realize both write and read operations with such ϕ-
junction on picosecond timescale163–169. The disadvan-
tage of this approach is the difficulties with ϕ-state imple-
mentation. In practice, it is possible only in the structure
with heterogeneous weak-link region of a rather large size.
One more operation principle of MJJ valves relies on
control of superconducting phase domains formation156.
The effect can be realized in SIsFS MJJ with sFS part
substituted, e.g., for heterogeneous SF-NFS combination.
The middle s-layer is broken on domains with different
superconducting phases if Josephson phases of the struc-
ture parts are different, and vice versa. This process can
be controlled by current injection through sFS or sFNS
parts. The domain formation significantly changes the
MJJ critical current. This MJJ provides fast read and
write operations with no need for application of exter-
nal magnetic field. Still, fabrication of compact Joseph-
son junctions having the inhomogeneous weak-link region
with reproducible characteristics is a difficult technolog-
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FIG. 16: Sketch of OST device. Arrows show magnetization
directions in the device layers.
ical task.
D. OST-MRAM
The next considered type of cryogenic memory is the
hybrid approach combining superconducting control cir-
cuits with spintronics memory devices. Here due to spin-
based interactions between atoms in the crystal lattice
and electrons, orientations of ferromagnets magnetiza-
tion can determine the amount of current flow. And
vice versa, spin-polarized current can affect orientations
of the magnetizations. The last effect is the so-called
“spin transfer torque” (STT). It was suggested as a con-
trol mechanism for magnetic memory170–172. However,
high speed and low energy of write operation can not
be provided with conventional spin-valve topology with
collinear orientations of ferromagnets magnetizations173.
Orthogonal spin transfer (OST) device allows to over-
come the difficulties. This structure consists of an out-
of-plane ferromagnetic polarizer (OPP), a free F-layer
(FL), and a fixed F in-plane polarizer/analyzer (IPP),
see Figure 16. “Write” current pulse passing through
OPP provides STT effect in FL which acts to lift its
magnetization out of plane. Magnetization is then ro-
tated about the out-of-plane axis, according to Landau-
Lifshitz-Gilbert equation. Current pulse applied to IPP
read-out collinear or anti-collinear magnetizations of in-
plane magnetized F-layers.
It is possible to obtain the necessary 180◦ magnetiza-
tion reversal with correct selection of the write pulse am-
plitude and duration. Quasi-static and dynamic switch-
ing characteristics of OST devices have been analyzed at
cryogenic temperatures: switching between parallel and
anti-parallel spin-valve states has been demonstrated for
∼ mA current pulses of sub-ns duration173–175.
Clear advantages of the considered approach is elimi-
nation of control lines for magnetic field application, and
implementation of fast magnetization reversal at sub-ns
timescale. At the same time, the problems like relatively
low percent of magnetoresistance, and the ones associ-
ated with possible magnetization over-rotation still pre-
vent its practical application. The latter one can be over-
come to some extend by involving both IPP and OPP
polarizers into FL switching process173.
One could note that application of STT effect in some
of MJJ valves is of considerable interest. STT in voltage
biased superconducting magnetic nanopillars (SFNFS
and SFSFS junctions) has been studied for both equi-
librium and nonequilibrium cases176–180. However, rich
dynamics resulting from interplay of multiple Andreev
reflection, spin mixing, spin filtering, spectral dynamics
of the interface states, and the Josephson phase dynamics
requires further research for evaluation of STT applica-
tion appropriateness in superconducting memory struc-
tures.
E. Discussion
Lack of suitable cryogenic RAM is “... the main ob-
stacle to the realization of high performance computer
systems and signal processors based on superconducting
electronics.”181 While JMRAM and OST-MRAM look as
the most advanced approaches, they still require further
improvement in a number of critically important areas.
Progress in considered variety of device types with
no clear winner is impossible without researches on
new magnetic materials like PdFe, NiFe(Nb,Cu,Mo),
Co/Ru/Co, [Co/Ni]n etc., and novel magnetization re-
versal mechanisms182–184. They can lead to development
of new operation principles combining superconductivity
and spintronics.
Inverse proximity effect at SF boundaries dictates uti-
lization of pretty thin (at nm scale) magnetic layers.
However, characteristics of memory devices typically de-
pends exponentially on the F-layers thicknesses and sig-
nificantly affected by interfacial roughness. This chal-
lenge can be met with further development of high-
accuracy thin-film technological processes in modern fab-
rication technology.
Substantial part of circuit area, time delay and dissi-
pated power in memory matrix is more likely to be asso-
ciated with address lines rather than with memory cells.
This makes optimization of intra-matrix interconnections
and memory cell architecture of significant importance.
While we considered here only the most developed so-
lutions for superconducting valves and memory elements,
there are many other approaches to create nanosized
controllable superconducting devices for applications in
memory and logic. We can point out on our discretion:
the nanoscale superconducting memory based on the ki-
netic inductance185, and the superconducting quantum
interference proximity transistor186. Such concepts could
bring novel idea into nanoscale design of superconducting
circuits.
Conclusion
In conclusion, we discussed different superconductor
logics providing fast (∼ 5− 50 GHz) and energy efficient
(10−19 − 10−20 J per bit) operation of circuits in non-
adiabatic and adiabatic regimes. The last one allows im-
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plementation of the most energy efficient physically and
logically reversible computations with no limit for min-
imum energy dissipation per logic operation. Possibili-
ties to combine the schemes based on different logics as
well as utilization of different (e.g. superconductor and
semiconductor) technologies in a single device design are
presented.
Considered physical principles underlying supercon-
ducting circuits operation provide possibility for devel-
opment of devices based on unconventional computa-
tional paradigms. This could be the basis for a cryo-
genic cross-platform supercomputer, where each task can
be executed in the most effective way. In our opinion,
the development of superconducting circuits performing
non-classical computations like cellular automata, artifi-
cial neural networks, adiabatic, reversible, and quantum
computing is indispensable to get all the benefits of the
superconductor technology.
Low integration density, and hence low functional com-
plexity of the devices, is identified as the major problem
of the considered technology. This issue can be addressed
with further miniaturization of basic elements and mod-
ernization of cell libraries, including introduction of novel
devices like the ones based on nanowires or magnetic
Josephson junctions.
The problem of low integration density is especially
acute in RAM design. We considered here four differ-
ent approaches to cryogenic RAM development with no
clear winner. Progress in this area now implies elabo-
ration of new operation principles based on synergy of
different physical phenomena like superconductivity and
magnetism, and appearance of novel effects, as for exam-
ple, triplet spin valve memory effect142 or superconduct-
ing control of the magnetic state157. Proposed concepts
of new controllable devices could eventually change the
face of superconductor technology making it universal
platform of future high-performance computing.
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